uniquify viet nam one member llc

Địa chỉ: Level 7, Thien Son building, 5 Nguyen Gia Thieu street, ward 6, district 3, HCMC - Level 5, Indochina Riverside Tower building, 74 Bach Dang street, Hai Chau 1 ward, Hai Chau district, Da Nang city

Quy mô công ty: Từ 25 - 99 nhân viên

Website: Chưa cập nhật

Hotline: Bạn cần đăng nhập để xem. Click để đăng nhập.

Email: Đăng nhập để xem

THÔNG TIN CHI TIẾT CÔNG VIỆC

Senior / Junior Physical Design (PD) Engineer

Hạn nộp: 13-01-2019

Hình thức: Toàn thời gian cố định

Kinh nghiệm: Không yêu cầu kinh nghiệm

Số lượng tuyển: 0

Nơi làm việc: Hồ Chí Minh,

Ngành Nghề: IT phần mềm

Bằng cấp: Không yêu cầu bằng cấp

Mức lương : Thỏa thuận

Mô tả công việc

• Following standard practices, implement and verify deep sub-micron multi-million gate SoC (System on Chip) ASIC Designs;
• Working as part of a team and under closer supervision, tasks include but are not limited to synthesis of RTL netlist, development, design and implementation of top/block level floor-plans;
• Performance of clock-tree synthesis and high fan-out net synthesis;
• Plan place and route architecture; conduct static timing analysis. Implement DRC, LVS and Antenna;
• Determine the cause of any potential cause for gate array failure, ensuring parasitic extraction; and, perform design validation and provide formal verification.

Yêu cầu công việc

1. Senior PD Engineer
• Bachelors or Master’s degree in Engineering with 3+ years of ASIC physical design ( place and route ) experience;
• Proven APR hands-on tapeout ASIC experiences in 45nm and/or below technologies, fluent with Netlist-to-GDS flow using Sysopsys/Cadence tools;
• Experienced to be an APR block owner or top-level integration/floorplanning/ APR engineer;
• Must be able to work independently, to collaborate with different teams, and to be flexible to take dynamic and challenging assignments. Must have good communication skills, and can take tapeout pressure;
• Experienced in Tcl/Perl scripting to innovate APR methodology;
• Low power implementation;
• Familiar with synthesis (RTL to Netlist);
• Experience in digital design flows including RTL synthesis, STA, PNR and Physical Verification. Experience with Cadence, Synopsys tools a plus;
• Preferred if you have managed a team of Physical Design Engineers;
• Strong understanding of LINUX & windows operating systems;
• Programming experience with Tcl, Perl, and Shell;
• Strong written and verbal communication skills.
2. Junior PD Engineer
• In the last year of undergraduate program in Electronics Engineering or Physics Engineering or with working experience of 1-2 years.
• Strong analytical, logical thinking, debugging skills.
• Good understanding of Fundamentals of Synchronous logic design.
• Good communication skills, positive attitude, and ability to work in a team environment.
• High GPA score (7.0 and above)
• A good command of English.
• Exposure to a scripting languages such as TCL, Perl, and/or C-shell is a plus.
• Prefer to working in Linux environment.
• Coursework in digital IC design is a plus.
• Prefer to experiencing with Verilog coding and verification.
• Project or industry experience in ASIC (Backend design: DFT, Layout, STA) is a plus.
• Prefer to understand process window & variation in semiconductor design

Quyền lợi được hưởng

- 13th month salary
- Healthcare
- Performance bonus

Hồ sơ

Nội dung chưa cập nhật

Công việc gợi ý
Vị trí Senior / Junior Physical Design (PD) Engineer làm tại Hồ Chí Minh đang được uniquify viet nam one member llc tuyển dụng với mức lương Thỏa thuận.
Xem thêm các việc làm liên quan về Senior / Junior Physical Design (PD) Engineer ( Hồ Chí Minh) Senior / Junior Physical Design (PD) Engineer tại đây

VIỆC LÀM NỔI BẬT